

FIG. 1 OF 33650 140




Fig. 1




Fig. 2

Fig. 3 of 550





Fig. 3

400

[illegible]

Fig. 4



502

504A	Mask Bit	Block Bytes
504B	0	0-7
504C	1	8-15
504D	2	16-23
504E	3	24-31
504F	4	32-39
504G	5	40-47
504H	6	48-55
	7	56-63

Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9



Iteration 1002	Enable[7:0] 1004	Mask[7:0] 1006	gates 802H-802A 1008	gates 804G-804A 1010	signal[2:0] 830 1012
0	11111111	01101000	01101000	00001000	011
1	11110000	01101000	01100000	00100000	101
2	11000000	01101000	01000000	01000000	110

Fig. 10